Checking for Fair Simulation in Models with B uchiFairness
نویسندگان
چکیده
Many approaches to overcoming the problem of high space requirements in model checking are based on the simulation preorder. This preorder relates the system model to some reduced model, provided that the reduced model contains all the behaviors of the system model. Reduction techniques often add unrealistic behaviors to the reduced model. Fairness constraints can then be added to exclude these behaviors from consideration during veriication. The simulation preorder, in its original form, does not handle fairness constraints. Fair simulation preorders that extend the simulation preorder by referring only to the fair behaviors of the models are therefore desirable. A deenition of fair simulation was introduced in HKR97]. The deenition is accompanied by an algorithm for checking fair simulation in models with fairness constraints. In this work we suggest an improved algorithm for computing the fair simulation preorder. Our algorithm is signiicantly simpler than the one in HKR97] and therefore easy to implement. It has the same time complexity as the previous algorithm, and a better space complexity. Furthermore, it provides a counterexample in case the reduced model does not contain all the fair behaviors of the system model. Our algorithm is based on a game characterization of the fair simulation preorder. It works in time complexity of O(n 3) and space complexity of O(n), where n is the product of the model sizes.
منابع مشابه
Computing (bi)simulation relations preserving CTLX for ordinary and fair Kripke structures
The main goal of model checking is to verify whether a model of a given program satisfies some given specification. In this paper models are regarded as fair or ordinary Kripke structures whereas specifications are represented by formulae branching-time temporal logics (CTL∗X or ACTL ∗ X ). Model checking can be substantially enhanced by reducing the size of models under consideration. Usually ...
متن کاملBridging the Gap between Fair Simulation and Trace Inclusion
The paper considers the problem of checking abstraction between two finite-state fair discrete systems. In automata-theoretic terms this is trace inclusion between two Streett automata. We propose to reduce this problem to an algorithm for checking fair simulation between two generalized Büchi automata. For solving this question we present a new triply nested -calculus formula which can be impl...
متن کاملFair Simulation Minimization
We present an algorithm for the minimization of Büchi automata based on the notion of fair simulation introduced in [6]. Unlike direct simulation, fair simulation allows flexibility in the satisfaction of the acceptance conditions, and hence leads to larger relations. However, it is not always possible to remove edges to simulated states or merge simulation-equivalent states without altering th...
متن کاملReachability checking in complex and concurrent software systems using intelligent search methods
Software system verification is an efficient technique for ensuring the correctness of a software product, especially in safety-critical systems in which a small bug may have disastrous consequences. The goal of software verification is to ensure that the product fulfills the requirements. Studies show that the cost of finding and fixing errors in design time is less than finding and fixing the...
متن کاملFormal Techniques for SystemC Verification
SystemC has emerged lately as a de facto, open, industry standard modeling language, enabling a wide range of modeling levels, from RTL to system level. Its increasing acceptance is driven by the increasing complexity of designs, pushing designers to higher and higher levels of abstractions. While a major goal of SystemC is to enable verification at higher level of abstraction, enabling early e...
متن کامل